diff core/sim/bdir_dut/Core.bi @ 1:91a1f76ddd62 pygar svn.2

[svn r2] Adding initial lab 5 source
author punk
date Tue, 13 Apr 2010 17:34:33 -0400
parents
children
line wrap: on
line diff
     1.1 --- /dev/null	Thu Jan 01 00:00:00 1970 +0000
     1.2 +++ b/core/sim/bdir_dut/Core.bi	Tue Apr 13 17:34:33 2010 -0400
     1.3 @@ -0,0 +1,85 @@
     1.4 +signature Core where {
     1.5 +import ¶Assert®¶;
     1.6 +		
     1.7 +import ¶ConfigReg®¶;
     1.8 +		   
     1.9 +import ¶Counter®¶;
    1.10 +		 
    1.11 +import ¶FIFOF_®¶;
    1.12 +		
    1.13 +import ¶FIFOF®¶;
    1.14 +	       
    1.15 +import ¶FIFO®¶;
    1.16 +	      
    1.17 +import ¶Inout®¶;
    1.18 +	       
    1.19 +import ¶List®¶;
    1.20 +	      
    1.21 +import BFIFO;
    1.22 +	    
    1.23 +import ¶Clocks®¶;
    1.24 +		
    1.25 +import ¶ListN®¶;
    1.26 +	       
    1.27 +import ¶Monad®¶;
    1.28 +	       
    1.29 +import ¶PrimArray®¶;
    1.30 +		   
    1.31 +import ¶RWire®¶;
    1.32 +	       
    1.33 +import ¶RegFile®¶;
    1.34 +		 
    1.35 +import SFIFO;
    1.36 +	    
    1.37 +import ¶Vector®¶;
    1.38 +		
    1.39 +import ¶Connectable®¶;
    1.40 +		     
    1.41 +import ¶GetPut®¶;
    1.42 +		
    1.43 +import ¶ClientServer®¶;
    1.44 +		      
    1.45 +import Trace;
    1.46 +	    
    1.47 +import MemTypes;
    1.48 +	       
    1.49 +import MemArb;
    1.50 +	     
    1.51 +import ProcTypes;
    1.52 +		
    1.53 +import BRegFile;
    1.54 +	       
    1.55 +import BranchPred;
    1.56 +		 
    1.57 +import DataCacheBlocking;
    1.58 +			
    1.59 +import InstCacheBlocking;
    1.60 +			
    1.61 +import Processor;
    1.62 +		
    1.63 +interface (Core.CoreStats :: *) = {
    1.64 +    Core.dcache :: DataCacheBlocking.DCacheStats;
    1.65 +    Core.icache :: InstCacheBlocking.ICacheStats;
    1.66 +    Core.proc :: Processor.ProcStats
    1.67 +};
    1.68 + 
    1.69 +instance Core ¶Prelude®¶.¶PrimMakeUndefined®¶ Core.CoreStats;
    1.70 +							    
    1.71 +instance Core ¶Prelude®¶.¶PrimDeepSeqCond®¶ Core.CoreStats;
    1.72 +							  
    1.73 +instance Core ¶Prelude®¶.¶PrimMakeUninitialized®¶ Core.CoreStats;
    1.74 +								
    1.75 +interface (Core.Core :: *) = {
    1.76 +    Core.mmem_client :: ¶ClientServer®¶.¶Client®¶ MemTypes.MainMemReq MemTypes.MainMemResp;
    1.77 +    Core.stats :: Core.CoreStats;
    1.78 +    Core.tohost :: Processor.CPUToHost
    1.79 +};
    1.80 + 
    1.81 +instance Core ¶Prelude®¶.¶PrimMakeUndefined®¶ Core.Core;
    1.82 +						       
    1.83 +instance Core ¶Prelude®¶.¶PrimDeepSeqCond®¶ Core.Core;
    1.84 +						     
    1.85 +instance Core ¶Prelude®¶.¶PrimMakeUninitialized®¶ Core.Core;
    1.86 +							   
    1.87 +Core.mkCore :: (¶Prelude®¶.¶IsModule®¶ _m__ _c__) => _m__ Core.Core
    1.88 +}