Mercurial > pygar

comparison modules/bluespec/Pygar/core/audioCorePipeline.bsv @ 51:9fe5ed4af92d pygar svn.52

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
[svn r52] tested having multiple cores
author punk
date Wed, 05 May 2010 17:01:04 -0400
parents a139cc07b773
children 49049f97312c
comparison
equal deleted inserted replaced
50:2b18894f75e2 51:9fe5ed4af92d
38 `include "asim/provides/path_types.bsh" 38 `include "asim/provides/path_types.bsh"
39 `include "asim/provides/core.bsh" 39 `include "asim/provides/core.bsh"
40 `include "asim/provides/mixer.bsh" 40 `include "asim/provides/mixer.bsh"
41 `include "asim/provides/processor_library.bsh" 41 `include "asim/provides/processor_library.bsh"
42 `include "asim/provides/fpga_components.bsh" 42 `include "asim/provides/fpga_components.bsh"
43 `include "asim/dict/VDEV_SCRATCH.bsh"
43 44
44 `include "asim/rrr/remote_client_stub_AUDIOCORERRR.bsh" 45 `include "asim/rrr/remote_client_stub_AUDIOCORERRR.bsh"
45 `include "asim/rrr/remote_server_stub_AUDIOCORERRR.bsh" 46 `include "asim/rrr/remote_server_stub_AUDIOCORERRR.bsh"
46 47
47 module [CONNECTED_MODULE] mkConnectedApplication (); 48 module [CONNECTED_MODULE] mkConnectedApplication ();
48 Core core <- mkCore; 49 Core core <- mkCore(`VDEV_SCRATCH_MEMORYA);
50 Core anotherCore <- mkCore(`VDEV_SCRATCH_MEMORYB);
49 // RLM:: 51 // RLM::
50 // the simple existance of this additional core causes the dreaded 52 // the simple existance of this additional core causes the dreaded
51 // beast to emerge --- the ASSERTION FAILURE: sw/model/stats-device.cpp:317 Cycle:0 53 // beast to emerge --- the ASSERTION FAILURE: sw/model/stats-device.cpp:317 Cycle:0
52 //stats device: Duplicate entry DATA_CACHE_NUM_WRITEBACKS, postion 0 54 //stats device: Duplicate entry DATA_CACHE_NUM_WRITEBACKS, postion 0
53 //Core core1 <- mkCore; 55 //Core core1 <- mkCore;