Mercurial > pygar
comparison modules/bluespec/Pygar/core/audioCore.bsv @ 68:44cc00df1168 pygar svn.69
[svn r69] runs separate eofs (I think)
author | punk |
---|---|
date | Wed, 12 May 2010 00:06:05 -0400 |
parents | cf8bb3038cbd |
children |
comparison
equal
deleted
inserted
replaced
67:0ede0715dbd6 | 68:44cc00df1168 |
---|---|
38 `include "asim/provides/mem_arb.bsh" | 38 `include "asim/provides/mem_arb.bsh" |
39 `include "asim/provides/instruction_cache.bsh" | 39 `include "asim/provides/instruction_cache.bsh" |
40 `include "asim/provides/data_cache.bsh" | 40 `include "asim/provides/data_cache.bsh" |
41 `include "asim/provides/processor.bsh" | 41 `include "asim/provides/processor.bsh" |
42 `include "asim/provides/audio_pipe_types.bsh" | 42 `include "asim/provides/audio_pipe_types.bsh" |
43 `include "asim/provides/path_types.bsh" | |
43 | 44 |
44 // Scratchpad includes | 45 // Scratchpad includes |
45 `include "asim/provides/scratchpad_memory.bsh" | 46 `include "asim/provides/scratchpad_memory.bsh" |
46 `include "asim/provides/mem_services.bsh" | 47 `include "asim/provides/mem_services.bsh" |
47 `include "asim/dict/VDEV_SCRATCH.bsh" | 48 `include "asim/dict/VDEV_SCRATCH.bsh" |
48 | 49 |
49 interface Core; | 50 interface Core; |
50 | 51 |
51 interface Get#(AudioProcessorUnit) sampleOutput; | 52 interface Get#(AudioStream) sampleOutput; |
52 interface Put#(AudioProcessorUnit) sampleInput; | 53 interface Put#(AudioStream) sampleInput; |
53 | 54 |
54 // interface CPUToHost tohost; | 55 interface Get#(Bit#(32)) pc; |
55 | 56 |
56 endinterface | 57 endinterface |
57 | 58 |
58 module [CONNECTED_MODULE] mkCore#(Integer prog) ( Core ); | 59 module [CONNECTED_MODULE] mkCore#(Integer prog) ( Core ); |
59 | 60 // Instantiate the modules |
60 | |
61 // Instantiate the modules | |
62 | 61 |
63 Proc proc <- mkProc(); | 62 Proc proc <- mkProc(); |
64 ICache#(InstReq,InstResp) icache <- mkInstCache(); | 63 ICache#(InstReq,InstResp) icache <- mkInstCache(); |
65 DCache#(DataReq,DataResp) dcache <- mkDataCache(); | 64 DCache#(DataReq,DataResp) dcache <- mkDataCache(); |
66 MemArb marb <- mkMemArb(); | 65 MemArb marb <- mkMemArb(); |
106 // Methods | 105 // Methods |
107 | 106 |
108 interface sampleOutput = proc.sampleOutput; | 107 interface sampleOutput = proc.sampleOutput; |
109 interface sampleInput = proc.sampleInput; | 108 interface sampleInput = proc.sampleInput; |
110 | 109 |
111 // interface CPUToHost tohost = proc.tohost; | 110 interface pc = proc.pcCount; |
112 | 111 |
113 endmodule | 112 endmodule |