view modules/bluespec/Pygar/lab4/core.awb @ 65:cf8bb3038cbd pygar svn.66

[svn r66] sim passes
author punk
date Tue, 11 May 2010 09:05:22 -0400
parents 50af57801d6e
children
line wrap: on
line source
1 %name Simple Processor Core
2 %desc Instantiates a processor, some caches, and a memory arbiter
4 %provides core
6 %requires mem_arb
7 %requires instruction_cache
8 %requires data_cache
9 %requires processor
10 %requires processor_library
12 %attributes PYGAR
14 %public Core.bsv